


JC20 Rec'd PCT/PTO 26 FEB 2002

FORM PTO-1390 (Modified) (REV 5-93)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTORNEY'S DOCKET NUMBER	
TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. 371				048662-0129	
				U.S. APPLICATION NO. (If known, see 37 C.F.R. 1.51) Unassigned <b>707 069419</b>	
INTERNATIONAL APPLICATION NO. PCT/DE00/02889		INTERNATIONAL FILING DATE 24 August 2000		PRIORITY DATE CLAIMED 26 August 1999	
TITLE OF INVENTION CONDUCTOR TRACK SUPPORTING LAYER FOR LAMINATING INSIDE A CHIP CARD, CHIP CARD COMPRISING A CONDUCTOR TRACK SUPPORTING LAYER, AND METHOD FOR PRODUCING A CHIP CARD					
APPLICANT(S) FOR DO/EO/US Lothar FANNASCH					
Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:					
<input checked="" type="checkbox"/> This is a FIRST submission of items concerning a filing under 35 U.S.C. 371. <input type="checkbox"/> This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. 371. <input type="checkbox"/> This express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(1). <input checked="" type="checkbox"/> A proper Demand for International Preliminary Examination was made by the 19 <sup>th</sup> month from the earliest claimed priority date. <input checked="" type="checkbox"/> A copy of the International Application as filed (35 U.S.C. 371(c)(2)) <input type="checkbox"/> is transmitted herewith (required only if not transmitted by the International Bureau). <input checked="" type="checkbox"/> has been transmitted by the International Bureau. <input type="checkbox"/> is not required, as the application was filed in the United States Receiving Office (RO/US) <input type="checkbox"/> A translation of the International Application into English (35 U.S.C. 371(c)(2)). <input checked="" type="checkbox"/> Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3)) <input type="checkbox"/> are transmitted herewith (required only if not transmitted by the International Bureau). <input type="checkbox"/> have been transmitted by the International Bureau. <input type="checkbox"/> have not been made; however, the time limit for making such amendments has NOT expired. <input checked="" type="checkbox"/> have not been made and will not be made. 8. <input type="checkbox"/> A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)). 9. <input type="checkbox"/> An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)). 10. <input type="checkbox"/> A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)). 11. <input type="checkbox"/> Applicant claims small entity status under 37 CFR 1.27.					
Items 12. to 17. below concern other document(s) or information included:					
12. <input type="checkbox"/> An Information Disclosure Statement under 37 CFR 1.97 and 1.98. 13. <input type="checkbox"/> An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included. 14. <input type="checkbox"/> A FIRST preliminary amendment. <input type="checkbox"/> A SECOND or SUBSEQUENT preliminary amendment. 15. <input type="checkbox"/> A substitute specification. 16. <input type="checkbox"/> A change of power of attorney and/or address letter. 17. <input checked="" type="checkbox"/> Other items or information: Application Data Sheet (3 pages)					

U.S. APPLICATION NO. (if known, see 37 C.F.R. 1.50)		INTERNATIONAL APPLICATION NO.		ATTORNEY'S DOCKET NUMBER	
Unassigned <b>10/069419</b>		PCT/De00/02889		048662-0129	
18. <input checked="" type="checkbox"/> The following fees are submitted:				CALCULATIONS	
Basic National Fee (37 CFR 1.492(a)(1)-(5): Search Report has been prepared by the EPO or JPO.....\$890.00					
International preliminary examination fee paid to USPTO (37 CFR 1.482).....\$710.00					
No international preliminary examination fee paid to USPTO (37 CFR 1.482) but international search fee paid to USPTO (37 CFR 1.445(a)(2)) .....\$740.00					
Neither international preliminary examination fee (37 CFR 1.482) nor International search fee (37 CFR 1.445(a)(2)) paid to USPTO ..... \$1,040.00					
International preliminary examination fee paid to USPTO (37 CFR 1.482) and all claims satisfied provisions of PCT Article 33(2)-(4) .....\$100.00					
ENTER APPROPRIATE BASIC FEE AMOUNT =				\$890.00	
Surcharge of \$130.00 for furnishing the oath or declaration later than 20 Months from the earliest claimed priority date (37 CFR 1.492(e))					
Claims	Number Filed	Included in Basic Fee	Extra Claims	Rate	
Total Claims	12	- 20	= 0	x \$18.00	\$0.00
Independent Claims	3	- 3	= 0	x \$84.00	\$0.00
Multiple dependent claim(s) (if applicable)				\$280.00	
TOTAL OF ABOVE CALCULATIONS =				\$890.00	
Reduction by 1/2 for filing by small entity, if applicable.				\$0.00	
SUBTOTAL =				\$890.00	
Processing fee of \$130.00 for furnishing English translation later the 20 months from the earliest claimed priority date (37 CFR 1.492(f)).				+	
TOTAL NATIONAL FEE =				\$890.00	
Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property +					
TOTAL FEES ENCLOSED =				\$890.00	
				Amount to be: refunded \$	
				charged \$	
a. <input checked="" type="checkbox"/> A check in the amount of \$890.00 to cover the above fees is enclosed.					
b. <input type="checkbox"/> Please charge my Deposit Account No. <u>19-0741</u> in the amount of \$0.00 to the above fees. A duplicate copy of this sheet is enclosed.					
c. <input checked="" type="checkbox"/> The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. <u>19-0741</u> . A duplicate copy of this sheet is enclosed.					
NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.					
SEND ALL CORRESPONDENCE TO:					
Foley & Lardner Customer Number: 22428			SIGNATURE <u>34371</u>		
			NAME <u>William T. Ellis</u>		
22428			REGISTRATION NUMBER 26,874		
PATENT TRADEMARK OFFICE					

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Applicant: Lothar FANNASCH

Title: CONDUCTOR TRACK SUPPORTING LAYER  
FOR LAMINATING INSIDE A CHIP CARD,  
CHIP CARD COMPRISING A CONDUCTOR  
TRACK SUPPORTING LAYER, AND METHOD  
FOR PRODUCING A CHIP CARD

Appl. No.: 10/069,419

Filing Date: 04/12/2002

Examiner: Unassigned

Art Unit: Unassigned

**PRELIMINARY AMENDMENT**

Commissioner for Patents  
Washington, D.C. 20231

Sir:

Prior to examination of the present application, Applicant respectfully requests that the above-identified application be amended as follows:

**In the Specification:**

Please amend the specification as follows:

On page 5, before the first full paragraph, insert --Summary of the Invention--.

On page 15, before the first full paragraph, insert --Brief Description of the Drawings--.

On page 16, before the last paragraph, insert --Detailed Description of the Preferred Embodiment--.

**In the Claims:**

In accordance with 37 C.F.R. § 1.121, please substitute for original claims 1-12 the following rewritten versions of the same claims, as amended. The changes are shown explicitly in the attached "Version With Markings to Show Changes Made."

1. (Amended) A conductor track supporting layer for laminating inside a chip card comprising at least one conductor track which is applied to a conductor track supporting layer by an application method, preferably a screen printing method, and consists of a conductive paste or high-viscosity liquid, and comprising connecting areas which are connected to the conductor track, characterized in that the conductor track supporting layer has in the region of the connecting areas indentations which are filled with the paste or the high-viscosity liquid during the application operation.

2. (Amended) The conductor track supporting layer as claimed in claim 1, wherein the indentations are made as through-holes with an opening on the rear side of the conductor track supporting layer, lying opposite the conductor track of the supporting layer.

3. (Amended) The conductor track supporting layer as claimed in claim 2, wherein it is provided on the rear side with a protective film.

4. (Amended) The conductor track supporting layer as claimed in claim 1, wherein the conductor track has the form and function of a coil.

5. (Amended) The conductor track supporting layer as claimed in claim 1, wherein the screen printing paste has a silver particle content of from 70 to 80% percent by volume.

6. (Amended) The conductor track supporting layer as claimed in claim 5, wherein the grain size of the silver particles is greater than 45  $\mu\text{m}$ .

7. (Amended) The conductor track supporting layer as claimed in claim 1, wherein a plurality of sublayers provided with through-holes are stacked exactly in position one on top of the other and bonded to one another to form a common conductor track supporting layer, indentations of different depths being formed by making the positions of the through-holes in the sublayers coincide.

8. (Amended) A chip card with a chip module, arranged in a recess of the chip card body, and/or further electronic components, with a conductor track supporting layer, to which at least conductor tracks comprising a screen printing paste and connecting areas connected to the conductor track have been applied by a screen printing method, characterized in that the conductor track supporting layer has in the region of the connecting areas indentations filled with screen printing paste, in that the recess for the chip module and/or further electronic components is arranged on the side of the conductor track supporting layer not coated with the conductor track and in that the recess has such a depth that the bottom region reaches so far into the conductor track supporting layer that the indentations filled with screen printing paste of the conductor track supporting layer are exposed.

9. (Amended) A method for producing a chip card, comprising a multilayer plastic card body, at least one electronic component, preferably a chip module, arranged in a recess of the plastic card body, in which

at least one conductor track supporting layer, at least two covering layers covering the conductor track supporting layer on both flat sides are arranged exactly in position one on top of the other,

the card layers arranged one on top of the other are bonded to one another in a laminating press by the influence of pressure and heat,

after removal of the plastic card body from the laminating press, the recess for the electronic component (chip module) is milled into said body and

subsequently, the component for establishing an electrical connection with the connecting areas on the conductor track supporting layer is inserted into the recess of the plastic card body,

comprising

the making of indentations into the conductor track supporting layer at predetermined locations for the placement of connecting areas,

the coating of the conductor track supporting layer in an application method, preferably a screen printing method, with conductor tracks and connecting areas connected to the conductor tracks comprising screen printing paste in such a way that the paste or high-viscosity liquid used for the coating fills the indentations in the conductor track layer, the milling-out of the recesses for the electronic components

from the outer side of the plastic card body, which is remote from the side of the conductor track supporting layer coated with conductor tracks, the recess having such a depth that its bottom region reaches into the conductor track supporting layer and the indentations filled with screen printing paste of the conductor track supporting layer are exposed.

10. (Amended) The method as claimed in claim 9, wherein the depressions are punched into the conductor track supporting layer as through-holes.

11. (Amended) The method as claimed in claim 10, wherein after the punching-out of the holes, the conductor track supporting layer is coated on one side with a protective film.

12. (Amended) The method as claimed in claim 9, wherein a plurality of sublayers provided with through-holes are stacked exactly in position one on top of the other and bonded to one another to form a common conductor track supporting layer, indentations of different depths being formed by making the positions of the through-holes in the sublayers coincide.


**REMARKS**

Applicant respectfully requests that the foregoing amendments be made prior to examination of the present application. New matter has not been added.

Respectfully submitted,

Date April 12, 2002

By



FOLEY & LARDNER  
Customer Number: 22428



22428

PATENT TRADEMARK OFFICE

Telephone: (202) 672-5485  
Facsimile: (202) 672-5399

William T. Ellis  
Attorney for Applicant  
Registration No. 26,874

Version With Markings to Show Changes Made

**Marked up rewritten claims:**

1. (Amended) A conductor track supporting layer [(1)] for laminating inside a chip card [(8)] comprising at least one conductor track [(2)] which is applied to a conductor track supporting layer [(1)] by an application method, preferably a screen printing method, and consists of a conductive paste or high-viscosity liquid, and comprising connecting areas [(3)] which are connected to the conductor track [(2)], characterized in that the conductor track supporting layer [(1)] has in the region of the connecting areas [(3)] indentations [(4a, 4b, 4c)] which are filled with the paste or the high-viscosity liquid during the application operation.

2. (Amended) The conductor track supporting layer as claimed in claim 1, [characterized in that] wherein the indentations [(4a, 4b, 4c)] are made as through-holes [(6)] with an opening [(7)] on the rear side [(9)] of the conductor track supporting layer, lying opposite the conductor track [(2)] of the supporting layer [(1)].

3. (Amended) The conductor track supporting layer as claimed in claim 2, [characterized in that] wherein it is provided on the rear side [(9)] with a protective film [(10)].

4. (Amended) The conductor track supporting layer as claimed in [one of claims 1 to 3, characterized in that] claim 1, wherein the conductor track [(2)] has the form and function of a coil.

5. (Amended) The conductor track supporting layer as claimed in [one of claims 1 to 4, characterized in that] claim 1, wherein the screen printing paste [(5)] has a silver particle content of from 70 to 80% percent by volume.

6. (Amended) The conductor track supporting layer as claimed in claim 5, [characterized in that] wherein the grain size of the silver particles is greater than 45  $\mu\text{m}$ .



7. (Amended) The conductor track supporting layer as claimed in [one of claims 1 to 6, characterized in that] claim 1, wherein a plurality of sublayers [(18, 19, 20)] provided with through-holes [(21)] are stacked exactly in position one on top of the other and bonded to one another to form a common conductor track supporting layer [(1)], indentations [(4a, 4b, 4c)] of different depths being formed by making the positions of the through-holes [(21)] in the sublayers [(18, 19, 20)] coincide.

8. (Amended) A chip card with a chip module [(11)], arranged in a recess [(12)] of the chip card body [(16)], and/or further electronic components, with a conductor track supporting layer [(1)], to which at least conductor tracks [(2) consisting of] comprising a screen printing paste and connecting areas [(3)] connected to the conductor track [(2)] have been applied by a screen printing method, characterized in that the conductor track supporting layer [(1)] has in the region of the connecting areas [(3)] indentations [(4)] filled with screen printing paste, in that the recess [(12)] for the chip module [(11)] and/or further electronic components is arranged on the side of the conductor track supporting layer [(1)] not coated with the conductor track [(2)] and in that the recess [(12)] has such a depth that the bottom region reaches so far into the conductor track supporting layer [(1)] that the indentations [(4a, 4b, 4c)] filled with screen printing paste of the conductor track supporting layer [(1)] are exposed.

9. (Amended) A method for producing a chip card, comprising a multilayer plastic card body [(16)], at least one electronic component, preferably a chip module [(11)], arranged in a recess [(12)] of the plastic card body [(16)], in which  
at least one conductor track supporting layer [(1)], at least two covering layers [(14, 15)] covering the conductor track supporting layer [(1)] on both flat sides are arranged exactly in position one on top of the other,  
the card layers [(1, 14, 15)] arranged one on top of the other are bonded to one another in a laminating press by the influence of pressure and heat,  
after removal of the plastic card body [(16)] from the laminating press, the recess [(12)] for the electronic component (chip module) [(11)] is milled into said body and

subsequently, the component [(11)] for establishing an electrical connection with the connecting areas [(2)] on the conductor track supporting layer [(1)] is inserted into the recess [(12)] of the plastic card body [(16)],

[characterized by] comprising

the making of indentations [(4a, 4b, 4c)] into the conductor track supporting layer [(1)] at predetermined locations for the placement of connecting areas [(3)],

the coating of the conductor track supporting layer [(1)] in an application method, preferably a screen printing method, with conductor tracks [(2)] and connecting areas [(3)] connected to the conductor tracks [(2)] consisting of] comprising screen printing paste in such a way that the paste or high-viscosity liquid used for the coating fills the indentations [(4a, 4b, 4c)] in the conductor track layer [(1)], the milling-out of the recesses [(12)] for the electronic components [(11)] from the outer side of the plastic card body [(16)], which is remote from the side of the conductor track supporting layer [(1)] coated with conductor tracks, the recess [(12)] having such a depth that its bottom region reaches into the conductor track supporting layer (1) and the indentations [(4a, 4b, 4c)] filled with screen printing paste of the conductor track supporting layer [(1)] are exposed.

10. (Amended) The method as claimed in claim 9, [characterized in that] wherein the depressions [(4a, 4b, 4c)] are punched into the conductor track supporting layer [(1)] as through-holes [(6)].

11. (Amended) The method as claimed in claim 10, [characterized in that,] wherein after the punching-out of the holes [(6)], the conductor track supporting layer [(1)] is coated on one side with a protective film [(10)].

12. (Amended) The method as claimed in claim 9, [characterized in that] wherein a plurality of sublayers [(18, 19, 20)] provided with through-holes [(21)] are stacked exactly in position one on top of the other and bonded to one another to form a common conductor track supporting layer (1), indentations [(4a, 4b, 4c)] of different depths being formed by making the positions of the through-holes [(21)] in the sublayers [(18, 19, 20)] coincide.

WO 01/17011

PCT/DE00/02889

---

Conductor track supporting layer for laminating inside a chip card, chip card comprising a conductor track supporting layer and method for producing a chip card

---

The invention relates to a conductor track supporting layer for laminating inside a chip card comprising at least one conductor track which is applied to the conductor track supporting layer by an application method, preferably a screen printing method, and consists of a screen printing paste, and comprising connecting areas which are connected to the conductor track.

Apart from the screen printing method, the stencil printing method or the use of a dispenser also comes into consideration. Apart from an electrically conductive screen printing paste, a high-viscosity, electrically conducting liquid also comes into consideration as the material to be processed.

Conductor track supporting layers of the type mentioned at the beginning are preferably used for the production of chip cards, chip cards of this type already being used in large numbers in the form of phone cards, access authorization cards for cellular phones, bank

cards etc. In the prior art, applied to the conductor track supporting layers of chip cards of this type there is usually a coil, which has corresponding connecting areas and serves for the power supply and data exchange of the card with external equipment. When coils are used for power and data exchange, this exchange takes place without contact, so that it is referred to as a contactlessly operating card. Apart from contactlessly operating cards, however, there are also known chip cards in which, apart from the information transmitted through the coil, information and power can also be imparted by direct means, with contacts, through galvanically operating contact areas. The production of the conductor track supporting layer used for the aforementioned contactless cards or cards with contacts can be performed in a way corresponding to a customary process by the screen printing method. In such a production procedure, the individual conductor tracks of the coil are applied together with the connecting areas for the connection of the coil to additional electronic components arranged on the chip card, such as for example a chip module, by applying an electrically conducting screen printing paste to a plastic substrate. It is of course also possible in

the course of this production method to apply in addition to the actual coil necessary conductor tracks for the use of further electronic components, such as display devices or keypads, to the conductor track supporting layer.

Once printing on it has been completed, the conductor track supporting layer is laminated in a subsequent method step with further layers of plastic, some of which may bear inscriptions, in a laminating press to form a plastic card body. After the laminating process, it is necessary to introduce clearances into the plastic card body for the chip module and/or further electronic components to be inserted, and at the same time to expose the individual connecting areas of the coil and of further conductor tracks of the conductor track supporting layer, in order to connect these connecting areas to the corresponding contact areas of the chip module and of the other components, which usually takes place by using a conductive adhesive and soldering. When the clearances are being produced, it is necessary to proceed with great care and extreme accuracy, because on the conductor track supporting layer there are usually arranged directly

next to the connecting areas to be exposed also conductor tracks which must not on any account be damaged or even completely severed. Even with high precision milling tools, there is a high reject factor for chip cards due to damaged conductor tracks, since they usually have only a width of about 80  $\mu\text{m}$ , whereas the corresponding connecting areas are usually of sizes of around 1  $\text{mm}^2$ .

In addition, when the customary conductor track supporting layers are used, there is the problem that, when an electrically conducting connection is being established between the contact areas of the chip module or other electronic components and the connecting areas of the conductor tracks on the conductor track supporting layer by a conductive adhesive or by a solder, an electrical short-circuit can very easily be produced between individual conductor tracks, for example of the coil and the associated connecting areas, since the distance between the conductor tracks and the conductor track connections is very small. Short-circuits of this type make the conductor track supporting layer unusable. In most cases it is not possible to change the arrangement

of the conductor tracks on the conductor track supporting layer to the extent that the distances between them in the region of the milled-out clearance become greater, in order to avoid a short-circuit, since the base area of the conductor track supporting layer is limited overall on account of the standardized dimensions of the chip card.

Against the background of the prior art presented, it is an object of the invention to provide a conductor track supporting layer of the type described at the beginning in which the risk of the conductor tracks being damaged by the exposure of the connecting areas connected to the conductor tracks in the course of the milling operation in the production of contactless chip cards or chip cards with contacts is ruled out in a simple and low-cost way.

This object is achieved according to the invention by the conductor track supporting layer having in the region of the connecting areas indentations which are filled with the screen printing paste during the screen printing operation.

With the teaching according to the invention of claim 1, further special refinements of the subject matter of the invention emerge from the features of the subclaims 1 to 7.

For the production of the conductor track supporting layer, it has proven to be advantageous in particular to make all or some of the indentations as through-



holes with an opening of the on the rear side of the conductor track supporting layer, lying opposite the conductor track side of the supporting layer. By this measure, the indentations can, for example, be carried out without any problem by a low-cost punching operation. In addition, the fact that some indentations are made as through-holes and some are made as blind holes in the conductor track supporting layer has the effect of producing connecting areas of different thicknesses after the screen printing operation, and consequently of producing within a plastic card body after lamination has been completed different connecting levels for different electronic components. These different connecting levels allow the fitting of electronic components of different thicknesses, such as for example displays or keypads, so that the application possibilities of chip cards of this type, provided with different components, can be increased many times in comparison with the current state of the art.

It has additionally been found to be expedient if, before applying the conductor tracks, the conductor track supporting layer provided with through-holes is

provided with a thin covering film on the rear side, remote from the conductor tracks. This covering film prevents screen printing paste from coming out through the through-holes on the rear side of the conductor track supporting layer during the subsequent screen printing operation, since the through-holes are then closed at their lower end by the covering film.

In the course of trials, it has additionally proven to be advantageous if the screen printing paste has a silver particle content of from 70 to 80 percent by volume, where the individual silver particle grain sizes should lie in the range  $> 45 \mu\text{m}$ . The silver particle content with appropriate grain size of individual particles allows adequate electrical bonding between the components and the connecting areas to be ensured when the connecting areas of the conductor track supporting layer are subsequently exposed, even if the connecting areas are only partially exposed in the course of the milling operation.

Apart from the conductor track supporting layer according to the invention, presented above, the invention also relates to a chip card with a chip card

body, a chip module arranged in a recess of the chip card body and/or electronic components arranged in further recesses, and a conductor track supporting layer, to which at least one conductor track consisting of screen printing paste and connecting areas connected to this conductor track have been applied in a screen printing method.

In the case of chip cards of this type, as already stated above, there is the risk that, during the milling out of the recesses for the chip module and/or further electronic components which are to be arranged on the chip card, not only the connecting areas of the conductor track supporting layer but also the conductor tracks arranged next to the connecting areas are damaged or even severed.

It is accordingly also an object of the present invention to provide a chip card of the generic type described above in which the mentioned problems of the prior art are eliminated, i.e. in which milling out of the recesses for the individual components to be placed in the chip card can consequently be performed in a

low-cost way, without damaging the conductor tracks present on the conductor track supporting layer.

This object is achieved according to the invention by the conductor track supporting layer having in the region of the connecting areas indentations filled with screen printing paste, by the recess(es) for the chip module and/or additional electronic components being arranged on the flat side of the conductor track supporting layer not coated with the conductor track and by the recess(es) having such a depth that the bottom region reaches so far into the conductor track supporting layer that the indentations filled with screen printing paste of the conductor track supporting layer are just exposed.

Since, on account of their screen printing paste introduced into the indentations of the conductor track supporting layer, the connecting areas to be exposed for the connection of the chip module and/or the other electronic components have a very much greater thickness than the conductor tracks applied to the surface of the conductor track supporting layer, the milling-out operation for the recesses can be stopped

immediately after exposure of the connecting areas, without the risk of penetrating into the cross-sectional region of the chip card in which the sensitive conductor tracks are arranged.

The invention also relates to a method for producing a chip card, comprising a multilayer plastic card body, at least one electronic component, preferably a chip module, arranged in a recess of the plastic card body, in which

- at least one conductor track layer and at least two covering layers covering the conductor track layer on both flat sides are arranged exactly in position one on top of the other,
- the card layers arranged one on top of the other are bonded to one another in a laminating press by the influence of pressure and heat,
- after removal of the plastic card body from the laminating press, the recess for the electronic component is milled into said body and

- subsequently, the component for establishing an electrical connection with the connecting areas on the conductor track supporting layer is inserted into the recess of the card body, characterized by
- the making of indentations into the conductor track supporting layer at the predetermined locations for the placement of the connecting areas,
- the coating of the conductor track supporting layer in a screen printing method with conductor tracks and with connecting areas connected to the conductor tracks consisting of screen printing paste in such a way that the screen printing paste used for the coating fills the indentations in the conductor track layer,
- the milling-out of the recesses for the electronic components from the outer side of the card body, which is remote from the coated side of the inner conductor track supporting layer, the recesses having such a depth that their bottom region reaches into the conductor track supporting layer and the

indentations filled with screen printing paste of the conductor track supporting layer are just exposed.

The features presented in the characterizing clause of claim 9 in conjunction with the method steps already customary today for the production of a contactless chip card or chip card with contacts eliminate the previously existing difficulties, which are that, in the course of milling out the recesses for the electronic components and the associated exposure of the connecting areas of the conductor track supporting layer, the conductor tracks also present on the latter are damaged or severed.

Together with the technical teaching of claim 9, special refinements of the method according to the invention emerge from the features of claims 10 to 12.

For the method according to the invention it has proven to be advantageous in particular to simplify the method step of making indentations in the conductor track layer by making the indentations in the conductor track layer as through-holes in the course of a punching operation. To prevent the screen printing paste from

coming out through the through-holes on the rear side of the conductor track supporting layer during the subsequent screen printing operation with said paste, it is additionally advantageous, as a further method step after the punching-out of the through-holes in the conductor track supporting layer, to provide the latter on one side with a covering film which closes the through-holes, so that flowing out of the screen printing paste is ruled out.

It has additionally proven to be advantageous if a plurality of sublayers provided with through-holes are coated exactly in position one on top of the other and bonded to one another to form a common conductor track supporting layer, indentations of different depths being formed in the individual sublayers by making the positions of the through-holes coincide. This method step according to the invention has the advantage that a conductor track supporting layer can be formed by allowing indentations of different depth dimensions to be formed, by for example the conductor track supporting layer being made up of three individual layers, producing three different depth dimensions of the connecting areas. The smallest depth is produced



by a through-hole in only one sublayer, a medium depth is produced by the same positioning of a through-hole in two layers one on top of the other and a largest indentation is produced by positioning the through-holes in all three sublayers one on top of the other. Of course, in the case of the last-mentioned indentations, a covering film can again finally be placed on the entire conductor track supporting layer, in order to rule out flowing through of the screen printing paste in the subsequent screen printing operation.

Exemplary embodiments concerning the conductor track supporting layer, the chip card and the method for producing the chip card are explained in more detail below on the basis of the attached drawings, in which:

figure 1 shows an exemplary embodiment of the conductor track layer according to the invention in cross section,

figure 2 shows the conductor track supporting layer from figure 1 before the method step of applying the screen printing paste,

figure 3 shows a further exemplary embodiment of a conductor track supporting layer according to the invention in cross section before the screen printing paste is applied and

figure 4 shows a detail of a chip card according to the invention in cross section, with a fitted chip module.

In figure 1, a conductor track supporting layer 1 for laminating inside a chip card is represented, it being possible for conductor track supporting layers of this type to be supplied to the chip card producers as a semifinished product by specialist manufacturers. The conductor track supporting layer 1 represented in figure 1 is provided with a plurality of conductor tracks 2 which consist of a screen printing paste and have been applied to the conductor track supporting layer 1. Connected to the conductor tracks are connecting areas 3, which by contrast with the very narrow conductor tracks (width: about 85  $\mu\text{m}$ ) usually have a base area of 1  $\text{mm}^2$  or more. These connecting areas serve for the electrical connection of the

conductor tracks 2 to electronic components, such as for example a chip module, which are necessary as necessary components for realizing the function of the card, for example as an access authorization card, phone card or the like.

It can be seen from figure 1 that the conductor track supporting layer 1 has in the region of the connecting areas 3 indentations 4a, 4b and 4c, which in the case of the finished conductor track supporting layer represented in figure 1 are completely filled with the screen printing paste of which the conductor tracks 2 also consist. In the exemplary embodiment of figure 1, the indentations 4a, 4b and 4c have different depths, so that the connecting areas 3 have different thicknesses.

In figure 2, the conductor track supporting layer 1 of figure 1 is represented once again before the screen printing paste is applied in the course of a screen printing method. It is clear from this figure, as from figure 1, that the indentation 4c, as a through-hole 6, cuts through the entire conductor track cross section and has an opening 7 on the rear side of the conductor

track supporting layer 1. If connecting areas 3 of only one thickness are necessary for a conductor track supporting layer 1 for the intended purpose, it has proven to be particularly favorable to punch out the conductor track supporting layer 1 in the regions in which connecting areas 3 are to be arranged, so that, by analogy with the thickness of the conductor track supporting layer of from 300 to 350  $\mu\text{m}$ , an overall thickness of the connecting areas 3 of from 350 to 400  $\mu\text{m}$  is later obtained after applying the screen printing paste, since the conductor tracks 2 on one side of the conductor track supporting layer 1 usually have a layer thickness of 50  $\mu\text{m}$ .

If it is necessary to provide connecting areas 3 of different thicknesses in the conductor track supporting layer, the variant of figure 3 offers a low-cost and easy-to-realize possible way of doing this.

Figure 3 shows a conductor track supporting layer 1 before application of the screen printing paste analogous to figure 2; in the case of this embodiment, however, the overall conductor track supporting layer 1 comprises a plurality of sublayers, which are

identified in figure 3 by 18, 19 and 20. The sublayers 18, 19 and 20 each have through-holes 21, which have been made within the outline of the conductor track supporting layer at those locations at which connecting areas 3 are to be provided. It is clear from figure 3 that, after the punching-out of the through-holes 21 in the case of the individual sublayers 18, 19 and 20, the sublayers are arranged exactly in position one on top of the other. The position of the individual through-holes 21 of the individual sublayers has the effect that, when they are positioned one on top of the other, either through-holes are produced by analogy with the designation 6 or 4c of figures 2 and 1 or blind holes are produced by analogy with the designations 4a and 4b from the aforementioned figures. After the individual sublayers 18, 19 and 20 have been placed one on top of the other, the sublayers are bonded to one another, so that an easy-to-handle and easy-to-coat conductor track supporting layer 1 is obtained.

To prevent the screen printing paste used in the screen printing operation from flowing through the through-holes 6 of the conductor track supporting layer 1 and coming out again on the rear side 9, this rear side 9

may be provided with a protective film 10 (see figure 1), which prevents the screen printing paste from running on the rear side 9 of the conductor track supporting layer 1.

The conductor tracks 2, which are applied to the conductor track supporting layer 1 in the course of the screen printing method, may, for example, have the form of a coil, which is necessary after the conductor track supporting layer 1 has been fitted into a chip card for the data exchange or power supply of the chip card with external equipment.

The conductor track supporting layers 1 described so far in their various forms are used after their production in chip cards with contacts or contactless chip cards. The schematic construction of a chip card 8 of this type is represented in figure 4. It is clear from this figure that the conductor track supporting layer 1 is located in the middle of the chip card 8 made up of a plurality of layers. The conductor track supporting layer 1 is covered on both sides by covering layers 15 and 16, respectively.

Depending on the construction and use of the chip cards, it is of course conceivable that, apart from the three layers represented in figure 4, further layers, for example printed information-carrier and protective-film layers, may be arranged on the rear side or front side, so that a chip card may also be made up of six or more individual layers in the course of a laminating process. The joining together of the individual layers takes place in this case by the influence of pressure and heat in a laminating press.

After the laminating operation, in which the card body 16 has been completed, in the latter a recess 12 must be made in the card body 16 for receiving electronic components, such as for example the chip module 11. This usually takes place by a milling operation, in which, according to the invention, the covering layer 15, and possibly further layers arranged over the latter, is partially milled away from that side which is remote from the conductor tracks 2 located in the interior of the card body 16, until the conductor track supporting layer 1 is reached, so that the recess 12 is produced. The depth of the recess 12 is dependent on the one hand on the thickness of the chip module 11, on

the other hand it is clear from figure 4 that exposure of the connecting areas within the conductor track supporting layer 1 is necessary for the electrical bonding of the chip module 11 to these connecting areas 3 located within the card body 16. The given thickness of the connecting areas 3 makes it possible for them to be exposed without any problem in the course of the milling operation, without the recess having to be made so deep that the conductor tracks 2 additionally arranged on the conductor track supporting layer 1 can possibly be contacted in any way and possibly be damaged, as is often the case with the conductor tracks known so far from the prior art. On the chip module 11, there are usually contact areas 13 which are connected to the connecting areas 3 by means of a conductive adhesive, which under some circumstances serves at the same time for fixing the chip module 11 within the recess 12 of the chip card 8.



## List of designations

- 1 conductor track supporting layer
- 2 conductor track
- 3 connecting area
- 4a indentation
- 4b indentation
- 4c indentation
- 5 screen printing paste
- 6 through-hole
- 7 opening
- 8 chip card
- 9 rear side
- 10 protective film
- 11 chip module
- 12 recess
- 13 contact area
- 14 covering layer
- 15 covering layer
- 16 card body
- 18 sublayer
- 19 sublayer
- 20 sublayer
- 21 through-hole

---

Patent claims

---

1. A conductor track supporting layer (1) for laminating inside a chip card (8) comprising at least one conductor track (2) which is applied to a conductor track supporting layer (1) by an application method, preferably a screen printing method, and consists of a conductive paste or high-viscosity liquid, and comprising connecting areas (3) which are connected to the conductor track (2), characterized in that the conductor track supporting layer (1) has in the region of the connecting areas (3) indentations (4a, 4b, 4c) which are filled with the paste or the high-viscosity liquid during the application operation.
2. The conductor track supporting layer as claimed in claim 1, characterized in that the indentations (4a, 4b, 4c) are made as through-holes (6) with an opening (7) on the rear side (9) of the conductor track supporting layer, lying opposite the conductor track (2) of the supporting layer (1).

3. The conductor track supporting layer as claimed in claim 2, characterized in that it is provided on the rear side (9) with a protective film (10).
4. The conductor track supporting layer as claimed in one of claims 1 to 3, characterized in that the conductor track (2) has the form and function of a coil.
5. The conductor track supporting layer as claimed in one of claims 1 to 4, characterized in that the screen printing paste (5) has a silver particle content of from 70 to 80% percent by volume.
6. The conductor track supporting layer as claimed in claim 5, characterized in that the grain size of the silver particles is greater than 45  $\mu\text{m}$ .
7. The conductor track supporting layer as claimed in one of claims 1 to 6, characterized in that a plurality of sublayers (18, 19, 20) provided with through-holes (21) are stacked exactly in position one on top of the other and bonded to one another to form a common conductor track supporting layer

(1), indentations (4a, 4b, 4c) of different depths being formed by making the positions of the through-holes (21) in the sublayers (18, 19, 20) coincide.

8. A chip card with a chip module (11), arranged in a recess (12) of the chip card body (16), and/or further electronic components, with a conductor track supporting layer (1), to which at least conductor tracks (2) consisting of a screen printing paste and connecting areas (3) connected to the conductor track (2) have been applied by a screen printing method, characterized in that the conductor track supporting layer (1) has in the region of the connecting areas (3) indentations (4) filled with screen printing paste, in that the recess (12) for the chip module (11) and/or further electronic components is arranged on the side of the conductor track supporting layer (1) not coated with the conductor track (2) and in that the recess (12) has such a depth that the bottom region reaches so far into the conductor track supporting layer (1) that the indentations (4a, 4b, 4c) filled

with screen printing paste of the conductor track supporting layer (1) are exposed.

9. A method for producing a chip card, comprising a multilayer plastic card body (16), at least one electronic component, preferably a chip module (11), arranged in a recess (12) of the plastic card body (16), in which
- at least one conductor track supporting layer (1), at least two covering layers (14, 15) covering the conductor track supporting layer (1) on both flat sides are arranged exactly in position one on top of the other,
- the card layers (1, 14, 15) arranged one on top of the other are bonded to one another in a laminating press by the influence of pressure and heat,
- after removal of the plastic card body (16) from the laminating press, the recess (12) for the electronic component (chip module) (11) is milled into said body and
- subsequently, the component (11) for establishing an electrical connection with the connecting areas (2) on the conductor track supporting layer (1) is

inserted into the recess (12) of the plastic card body (16),

characterized by

the making of indentations (4a, 4b, 4c) into the conductor track supporting layer (1) at predetermined locations for the placement of connecting areas (3),

the coating of the conductor track supporting layer (1) in an application method, preferably a screen printing method, with conductor tracks (2) and connecting areas (3) connected to the conductor tracks (2) consisting of screen printing paste in such a way that the paste or high-viscosity liquid used for the coating fills the indentations (4a, 4b, 4c) in the conductor track layer (1),

the milling-out of the recesses (12) for the electronic components (11) from the outer side of the plastic card body (16), which is remote from the side of the conductor track supporting layer (1) coated with conductor tracks, the recess (12) having such a depth that its bottom region reaches into the conductor track supporting layer (1) and the indentations (4a, 4b, 4c) filled with screen

printing paste of the conductor track supporting layer (1) are exposed.

10. The method as claimed in claim 9, characterized in that the depressions (4a, 4b, 4c) are punched into the conductor track supporting layer (1) as through-holes (6).
11. The method as claimed in claim 10, characterized in that, after the punching-out of the holes (6), the conductor track supporting layer (1) is coated on one side with a protective film (10).
12. The method as claimed in claim 9, characterized in that a plurality of sublayers (18, 19, 20) provided with through-holes (21) are stacked exactly in position one on top of the other and bonded to one another to form a common conductor track supporting layer (1), indentations (4a, 4b, 4c) of different depths being formed by making the positions of the through-holes (21) in the sublayers (18, 19, 20) coincide.

(12) NACH DEM VERTRAG ÜBER DIE INTERNATIONALE ZUSAMMENARBEIT AUF DEM GEBIET DES  
PATENTWESENS (PCT) VERÖFFENTLICHTE INTERNATIONALE ANMELDUNG

(19) Weltorganisation für geistiges Eigentum  
Internationales Büro



(43) Internationales Veröffentlichungsdatum  
8. März 2001 (08.03.2001)

PCT

(10) Internationale Veröffentlichungsnummer  
**WO 01/17011 A3**

(51) Internationale Patentklassifikation<sup>7</sup>: **H01L 21/48**,  
23/498, G06K 19/077

(72) Erfinder; und  
(75) Erfinder/Anmelder (nur für US): **FANNASCH, Lothar**  
[DE/DE]; Südstrasse 61, 33647 Bielefeld (DE).

(21) Internationales Aktenzeichen: **PCT/DE00/02889**

(22) Internationales Anmeldedatum:  
24. August 2000 (24.08.2000)

(25) Einreichungssprache: **Deutsch**

(26) Veröffentlichungssprache: **Deutsch**

(30) Angaben zur Priorität:  
199 40 480.1 26. August 1999 (26.08.1999) **DE**

(71) Anmelder (für alle Bestimmungsstaaten mit Ausnahme von  
US): **ORGA KARTENSYSTEME GMBH** [DE/DE]; Am  
Hoppenhof 33, 33104 Paderborn (DE).


(81) Bestimmungsstaaten (national): AE, AG, AL, AM, AT,  
AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU,  
CZ, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR,  
HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR,  
LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ,  
NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM,  
TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(84) Bestimmungsstaaten (regional): ARIPO-Patent (GH,  
GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), eura-  
sisches Patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),  
europäisches Patent (AT, BE, CH, CY, DE, DK, ES, FI,  
FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI-Patent  
(BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE,  
SN, TD, TG).

[Fortsetzung auf der nächsten Seite]

(54) Title: CONDUCTOR TRACK SUPPORTING LAYER FOR LAMINATING INSIDE A CHIP CARD, CHIP CARD COM-  
PRISING A CONDUCTOR TRACK SUPPORTING LAYER, AND METHOD FOR PRODUCING A CHIP CARD

(54) Bezeichnung: LEITERBAHNTRÄGERSCHICHT ZUR EINLAMINIERUNG IN EINE CHIPKARTE, CHIPKARTE MIT  
EINER LEITERBAHNTRÄGERSCHICHT UND VERFAHREN ZUR HERSTELLUNG EINER CHIPKARTE




(57) Abstract: The invention relates to a conductor track supporting layer (1) for laminating inside a chip card comprising at least one conductor track (2), which is applied to the conductor track supporting layer (1) during a screen printing method and which is made of a screen printing paste, and comprising connecting areas (3) that are connected to the conductor track (2). According to the invention, the conductor track supporting layer has indentations (4a, 4b, 4c) which are located in the area of the connecting areas (3) and which are filled with the screen printing paste during the screen printing process. By using these inventive measures, it is possible to produce conductor track supporting layers provided with connecting areas of varying thicknesses. Conductor track supporting layers of this type enable the production of recesses in the chip cards after said conductor track supporting layers are laminated in chip cards. These recesses expose the connecting areas (3) for connection to electronic components, and the sensitive strip conductors (2) also located in the chip card are prevented from becoming damaged. The invention also relates to a chip card provided with the above-mentioned conductor track supporting layer and to a method for producing a chip card of this type.

[Fortsetzung auf der nächsten Seite]


WO 01/17011 A3



1 / 2





Figur 1



Figur 2

2 / 2



# Declaration and Power of Attorney For Patent Application

## Erklärung Für Patentanmeldungen Mit Vollmacht

### German Language Declaration

Als nachstehend benannter Erfinder erkläre ich hiermit an Eides Statt:

dass mein Wohnsitz, meine Postanschrift, und meine Staatsangehörigkeit den im Nachstehenden nach meinem Namen aufgeführten Angaben entsprechen,

dass ich, nach bestem Wissen der ursprüngliche, erste und alleinige Erfinder (falls nachstehend nur ein Name angegeben ist) oder ein ursprünglicher, erster und Miterfinder (falls nachstehend mehrere Namen aufgeführt sind) des Gegenstandes bin, für den dieser Antrag gestellt wird und für den ein Patent beantragt wird für die Erfindung mit dem Titel: "CONDUCTOR TRACK SUPPORTING LAYER FOR LAMINATING INSIDE A CHIP CARD, CHIP CARD COMPRISING A CONDUCTOR TRACK SUPPORTING LAYER, AND METHOD FOR PRODUCING A CHIP CARD"

deren Beschreibung

(zutreffendes ankreuzen)

☐ hier beigefügt ist.

☒ am 24 August 2000 unter der  
Anmeldungsnummer PCT/DE/00/02889

eingereicht wurde und am \_\_\_\_\_

abgeändert wurde  
(falls tatsächlich abgeändert).

Ich bestätige hiermit, dass ich den Inhalt der obigen Patentanmeldung einschliesslich der Ansprüche durchgesehen und verstanden habe, die eventuell durch einen Zusatzantrag wie oben erwähnt abgeändert wurde.

Ich erkenne meine Pflicht zur Offenbarung irgendwelcher Informationen, die für die Prüfung der vorliegenden anmeldung in Einklang mit Absatz 37, Bundesgesetzbuch, Paragraph 1.56(a) von Wichtigkeit sind, an.

Ich beanspruche hiermit ausländische Prioritätsvorteile gemäss Abschnitt 35 der Zivilprozessordnung der Vereinigten Staaten, Paragraph 119 aller unten angegebenen Auslandsanmeldungen für ein Patent oder eine Erfindersurkunde, und habe auch alle Auslandsanmeldungen für ein Patent oder eine Erfindersurkunde nachstehend gekennzeichnet, die ein Anmeldedatum haben, das vor dem Anmeldedatum der Anmeldung liegt, für die Priorität beansprucht wird. German Application No. 199 40 480.1 dated August 26, 1999

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

"CONDUCTOR TRACK SUPPORTING LAYER FOR LAMINATING INSIDE A CHIP CARD, CHIP CARD COMPRISING A CONDUCTOR TRACK SUPPORTING LAYER, AND METHOD FOR PRODUCING A CHIP CARD"

the specification of which

(check one)

☐ is attached hereto.

☒ was filed on 24 August 2000 as  
PCT Application Serial No. PCT/DE00/02889

U.S. Serial No. 10/069,419

and was amended on \_\_\_\_\_

(if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, § 1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

German Application No. 199 40 480.1 dated August 26, 1999

## German Language Declaration

Prior foreign applications:

Priorität beansprucht

Priority Claimed

YES(Ja) NO (Nein)

<u>199 40 480.1</u> (Number) (Nummer)	<u>Germany</u> (Country) (Land)	<u>26 August 1999</u> (Day/Month/Year Filed) (Tag/Monat/Jahr eingereicht)	<u>X</u> <u>      </u>
(Number) (Nummer)	(Country) (Land)	(Day/Month/Year Filed) (Tag/Monat/Jahr eingereicht)	_____
(Number) (Nummer)	(Country) (Land)	(Day/Month/Year Filed) (Tag/Monat/Jahr eingereicht)	_____

Ich beanspruche hiermit gemäss Absatz 35 der Zivilprozessordnung der Vereinigten Staaten, Paragraph 120, den Vorzug aller unten aufgeführten Anmeldungen und falls der Gegenstand aus jedem Anspruch dieser Anmeldung nicht in einer früheren amerikanischen Patentanmeldung laut dem ersten Paragraphen des Absatzes 35 der Zivilprozessordnung der Vereinigten Staaten, Paragraph 112 offenbart ist, erkenne ich gemäss Absatz 37, Bundesgesetzbuch, Paragraph 1.56(a) meine Pflicht zur Offenbarung von Informationen an, die zwischen dem Anmeldedatum der früheren Anmeldung und dem nationalen oder PCT internationalen Anmeldedatum dieser Anmeldung bekannt geworden sind.

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)  
(Anmeldeseriennummer)

(Filing Date)  
(Anmeldedatum)

(Status)  
(patentiert, anhängig,  
aufgegeben)

(Status)  
(patented, pending,  
abandoned)

(Application Serial No.)  
(Anmeldeseriennummer)

(Filing Date)  
(Anmeldedatum)

(Status)  
(patentiert, anhängig,  
aufgegeben)

(Status)  
(patented, pending,  
abandoned)

Ich erkläre hiermit, dass alle von mir in der vorliegenden Erklärung gemachten Angaben nach meinem besten Wissen und Gewissen der vollen Wahrheit entsprechen, und dass ich diese eidesstattliche Erklärung in Kenntnis dessen abgebe, dass wissentlich und vorsätzlich falsche Angaben gemäss Paragraph 1001, Absatz 18 der Zivilprozessordnung der Vereinigten Staaten von Amerika mit Geldstrafe belegt und/oder Gefängnis bestraft werden können, und dass derartig wissentlich und vorsätzlich falsche Angaben die Gültigkeit der vorliegenden Patentanmeldung oder eines darauf erteilten Patentes gefährden können.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

## German Language Declaration

**VERTRETUNGSVOLLMACHT:** Als benannter Erfinder beauftrage ich hiermit den nachstehend benannten Patentanwalt (oder die nachstehend benannten Patentanwälte) und/oder Patent-Agenten mit der Verfolgung der vorliegenden Patentanmeldung sowie mit der Abwicklung aller damit verbundenen Geschäfte vor dem Patent- und Warenzeichenamt: *(Name und Registrationsnummer anführen)*

Stephen A. Bent, Reg. No. 29,768; David A. Blumenthal, Reg. No. 26,257; William T. Ellis, Reg. No. 26,874; John J. Feldhaus, Reg. No. 28,822; Patricia D. Granados, Reg. No. 33,683; John P. Isacson, Reg. No. 33,715; Michael D. Kaminski, Reg. No. 32,904; Kenneth E. Krosin, Reg. No. 25,735; Eugene M. Lee, Reg. No. 32,039; Richard Linn, Reg. No. 25,144; Peter G. Mack, Reg. No. 26,001; Brian J. McNamara, Reg. No. 32,789; Sybil Meloy, Reg. No. 22,749; George E. Quillin, Reg. No. 32,792; Colin G. Sandercock, Reg. No. 31,298; Bernhard D. Saxe, Reg. No. 28,665; Charles F. Schill, Reg. No. 27,590; Richard L. Schwaab, Reg. No. 25,479; Arthur Schwartz, Reg. No. 22,115; Harold C. Wegner, Reg. No. 25,258.

Telefongespräche bitte richten an: William T. Ellis  
*(Name und Telefonnummer)*  
(202) 672-5300

Postanschrift: FOLEY & LARDNER  
3000 K Street, N.W., Suite 500  
P.O. Box 25696  
Washington, D.C. 20007-8696

**POWER OF ATTORNEY:** As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. *(List name and registration number)*

Stephen A. Bent, Reg. No. 29,768; David A. Blumenthal, Reg. No. 26,257; William T. Ellis, Reg. No. 26,874; John J. Feldhaus, Reg. No. 28,822; Patricia D. Granados, Reg. No. 33,683; John P. Isacson, Reg. No. 33,715; Michael D. Kaminski, Reg. No. 32,904; Kenneth E. Krosin, Reg. No. 25,735; Eugene M. Lee, Reg. No. 32,039; Richard Linn, Reg. No. 25,144; Peter G. Mack, Reg. No. 26,001; Brian J. McNamara, Reg. No. 32,789; Sybil Meloy, Reg. No. 22,749; George E. Quillin, Reg. No. 32,792; Colin G. Sandercock, Reg. No. 31,298; Bernhard D. Saxe, Reg. No. 28,665; Charles F. Schill, Reg. No. 27,590; Richard L. Schwaab, Reg. No. 25,479; Arthur Schwartz, Reg. No. 22,115; Harold C. Wegner, Reg. No. 25,258.

Direct Telephone Calls to: William T. Ellis  
*(Name and telephone number)*  
(202) 672-5300

Send Correspondence to: FOLEY & LARDNER  
3000 K Street, N.W., Suite 500  
P.O. Box 25696  
Washington, D.C. 20007-8696

Voller Name des einzigen oder ursprünglichen Erfinders: Lothar FANNASCH		Full name of sole or first inventor: Lothar FANNASCH	
Unterschrift des Erfinders <i>Lothar Fannasch</i>	Datum 2.4.02	Inventor's signature <i>Lothar Fannasch</i>	Date 2.4.02
Wohnsitz Bielefeld, Germany		Residence Bielefeld, Germany <i>DEX</i>	
Staatsangehörigkeit German		Citizenship German	
Postanschrift Südstrasse 61, 33647 Bielefeld, Germany		Post Office Address Südstrasse 61, 33647 Bielefeld, Germany	

*(Bitte entsprechende Informationen und Unterschriften im Falle von dritten und weiteren Miterfindern angeben.)*

*(Supply similar information and signature for third and subsequent joint inventors.)*

EIDESSTATTLICHE ERKLÄRUNG UND VOLLMACHT FÜR ERSTANMELDUNGEN